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where e qm [n] is the quantization error of the modulator:
The sequence e q [n] must be of the nature of white noise by keeping the magnitude of the input sequence in the limits of ±3Δ (Δ is the quantization step size) and second, the noise in the input signal to be small, but necessary white. The dynamic range DR of the modulator is defined 
where: M = number of the quantizer levels, f s = the sampling frequency, f bw the bandwidth of the low frequencies where the SNR is evaluated. The spectrum of the signal to the 2 nd order modulator output is in figure 2.
Other modulators structures realize better attenuation of the quantization error with a higher order loop and a single quantizer with more feedback loops. MASH (MultistAge noise SHapping) structures comprises multiple lower (second) order ΔΣ modulators to obtain an equivalent single higher-order ΔΣ modulator.
∆Σ modulators in fractional-N frequency synthesizers
The well-known integer-N frequency synthesizer (Phase Locked Loop) is a structure that generates precise frequencies, but some inconvenient are present. For a high resolution small frequency steps are needed, that means higher divide factors N. Consecutively, the reference source noise will increase, because it is direct proportional with the N value. When small reference frequencies are needed, that results in also small bandwidth. This is the permanent conflict in integer-N frequency synthesis: a good resolution (small f ref ) and a large bandwidth
The best solution is to use the fractional-N frequency synthesis. Now the output frequency f out is a fractional multiple of the reference frequency f ref :
with k, M integers, where M is the fractional modulus and k a integer between 0 and M. Multiple advantages occur: -the reference frequency can be higher than the output step between two adjacent frequencies; -the output reference noise decreases; -a great f ref permits larger bandwidth and smaller lock times for equal bandwidth.
The fractional error
The classic fractional-N structure includes a accumulator and a dual-modulus N/(N+1) divider.
By the mechanism of operation in these structures a quantisation error is present, due to the difference between the reference frequency f ref and f VCO /N a . This error is periodic, increases in the fractional cycle till the accumulator are full and the overflow reduces the phase error by 2π. Another error, the fractional spur, occurs due to: -the periodicity of changing N→(N+1) -the abrupt change of the phase. This spur is present at multiples of f ref /M from the carrier. A lower bandwidth is necessary to reduce these spurs, but again this affect the need to a large bandwidth. The good solution is to replace the periodic mechanism of generate the fractional modulus by a random manner of selection for the two values of the divider N and N+1. This way a sequence must approximate a sampled sequence for random variables 1 and 0 with the probabilities of (M-k)/M and k/M.
The ∆Σ fractional-N frequency synthesizers
In this solution of frequency synthesizers a randomisation in achieving the N and N+1 divide factors is implemented, so the periodicity of the fractional spur is broken and A structure of a ∆Σ fractional-N frequency synthesizer is in figure 3 .
The ∆Σ modulator spread the noise from low to high frequencies based on the characteristic of the modulator depending of his order.
Simulink model for the compensation of the quantisation error
In [5] a method to compensate the phase error of a ∆Σ fractional-N frequency synthesizer is described. To compensate the quantisation error a DAC inject in the loop filter every period of the reference a load of inverse sign (figure 4). Scaled compensation pulses of the compensation DAC will sum with the pulses corresponding to the error e Q [n]. This process does not generate errors. The output of the sum reflects the effect of the compensation and is the output phase error. The pulse duration of the noise sequence and of the correction DAC and their durations satisfy the relation [5] :
The DAC pulse duration T DAC must modify as function of T OCT * , and if this does not happen, a part of the quantisation load Q Q [n] remain uncompensated and will generate phase noise to the filter output.
With the condition [5] :
where M DAC is an integer, so when T OCT change, there is a change also in T DAC and the condition (5) ∆T DAC /T DAC < β (7) πf critic T DAC ≪ β (8) where f critic is the critically offset frequency where the noise phase conditions of a fractional-N synthesizer are hardest to be accomplished. We use the values: 
